



Expansion Connector J2 – ODD									Expansion Connector J2 – EVEN									
Pin Number	Signal Name	Description	FPGA BUFIO2 Region	FPGA Bank	FPGA IO	XC6SLX150	XC6SLX100	XC6SLX45	Pin Number	Signal Name	Description	FPGA BUFIO2 Region	FPGA Bank	FPGA IO	XC6SLX150	XC6SLX100	XC6SLX45	
77	IO_FPGA_BANK1_IO33	FPGA I/O. Optional GCLK input for Bank 1.	RB	1	L42N1 – GCLK6	L19			78	IO_FPGA_BANK1_OPT_IO4	FPGA I/O.	RT	1	L21P1	K16			
79	IO_FPGA_BANK1_IO32	FPGA I/O. Optional GCLK input for Bank 1.	RB	1	L42P1 – GCLK7	M20			80	IO_FPGA_BANK1_OPT_IO5	FPGA I/O.	RT	1	L21N1	J16			
81	IO_FPGA_USERCLK	Optional clock oscillator.	BR	2	L30N2 – GCLK0 – USERCCLK	AB13			82	IO_FPGA_BANK1_IO52	FPGA I/O.	RB	1	L52P1	V21			
83	IO_FPGA_VBATT	Decryptor key memory backup power supply input.	NA	NA				(***)	84	IO_FPGA_BANK1_IO53	FPGA I/O.	RB	1	L52N1	V22			
85	IO_FPGA_SYSClk	100MHz clock oscillator output (3.3V LVTTTL).	BR	2	L29P2 – GCLK3	W12			86	IO_FPGA_BANK1_IO48	FPGA I/O.	RB	1	L50P1	T21			
87	IO_FPGA_VFS	Decryptor key EFUSE power supply input.	NA	NA				(***)	88	IO_FPGA_BANK1_IO49	FPGA I/O.	RB	1	L50N1	T22			
89	IO_FPGA_BANK1_IO46	FPGA I/O.	RB	1	L49P1	R20			90	IO_FPGA_BANK1_IO44	FPGA I/O. High during configuration.	RB	1	L48P1 – HDC	P21			
91	IO_FPGA_BANK1_IO47	FPGA I/O.	RB	1	L49N1	R22			92	IO_FPGA_BANK1_IO45	FPGA I/O.	RB	1	L48N1	P22			
93	IO_FPGA_BANK1_IO42	FPGA I/O.	RB	1	L47P1	N20			94	IO_FPGA_BANK1_IO40	FPGA I/O.	RB	1	L46P1	M21			
95	IO_FPGA_BANK1_IO43	FPGA I/O. Low during configuration.	RB	1	L47N1 – LDC	N22			96	IO_FPGA_BANK1_IO41	FPGA I/O.	RB	1	L46N1	M22			
97	IO_FPGA_BANK1_IO28	FPGA I/O. Optional GCLK input for Bank 1.	RT	1	L40P1 – GCLK11	K20			98	IO_FPGA_BANK1_IO39	FPGA I/O.	RB	1	L45N1	L22			
99	IO_FPGA_BANK1_IO29	FPGA I/O. Optional GCLK input for Bank 1.	RT	1	L40N1 – GCLK10	K19			100	IO_FPGA_BANK1_IO38	FPGA I/O.	RB	1	L45P1	L20			
101	IO_FPGA_BANK1_IO34	FPGA I/O. Optional GCLK input for Bank 1.	RB	1	L43P1 – GCLK 5	J20			102	IO_FPGA_BANK1_IO36	FPGA I/O.	RB	1	L44P1	K21			
103	IO_FPGA_BANK1_IO35	FPGA I/O. Optional GCLK input for Bank 1.	RB	1	L43N1 – GCLK4	J22			104	IO_FPGA_BANK1_IO37	FPGA I/O.	RB	1	L44N1	K22			
105	IO_FPGA_BANK1_IO25	FPGA I/O.	RT	1	L38N1	J19			106	IO_FPGA_BANK1_IO30	FPGA I/O. Optional GCLK input for Bank 1.	RT	1	L41P1 – GCLK9	H21			
107	IO_FPGA_BANK1_IO24	FPGA I/O.	RT	1	L38P1	H20			108	IO_FPGA_BANK1_IO31	FPGA I/O. Optional GCLK input for Bank 1.	RT	1	L41N1 – GCLK8	H22			
109	IO_FPGA_BANK1_IO27	FPGA I/O.	RT	1	L39N1	G22			110	IO_FPGA_BANK1_IO22	FPGA I/O.	RT	1	L37P1	F21			
111	IO_FPGA_BANK1_IO26	FPGA I/O.	RT	1	L39P1	G20			112	IO_FPGA_BANK1_IO23	FPGA I/O.	RT	1	L37N1	F22			
113	IO_FPGA_BANK1_IO19	FPGA I/O.	RT	1	L35N1	E22			114	IO_FPGA_BANK1_IO10	FPGA I/O.	RT	1	L31P1	D21			
115	IO_FPGA_BANK1_IO18	FPGA I/O.	RT	1	L35P1	E20			116	IO_FPGA_BANK1_IO11	FPGA I/O.	RT	1	L31N1	D22			
117	IO_FPGA_BANK1_IO6	FPGA I/O.	RT	1	L29P1	D19			118	VCCO_IO1	Power supply for FPGA Bank 1. (***)		1					
119	IO_FPGA_BANK1_IO7	FPGA I/O.	RT	1	L29N1	D20			120	VCCO_IO1	Power supply for FPGA Bank 1. (***)		1					
(*) Normally FX3 controls FPGA power supplies. If FPGA power supplies have to be enabled, regardless of USB connection status drive this pin to a logic HIGH level (LVTTTL 3.3V).																		
(**) Default FPGA programming at startup is from onboard SPI flash. To prevent SPI configuration, drive this pin to a logic LOW level (LVTTTL 3.3V), prior to enabling FPGA power supplies.																		
(***) Reserved. Requires special assembly option. See ordering information for more details.																		
(***) Connected to VCCO_3V3 onboard. Assembly options available to access bank 0 and/or bank 1 VCCO voltages independently to support signal levels other than 3.3V. Requires special assembly option. See ordering information for more details.																		
(***) Board is powered via 5V power input. Either connect VBUS_CON output or an adequate 5V power supply.																		
(***) 4.7kOhm resistor pull-up to VCCO_IO0 connected onboard.																		
(***) XC6SLX45 does not support AES encryption.																		
<b>FPGA BUFIO2 Region Description</b>																		
TL	I/O clock is driven by any one of the four BUFIO2s located in the left side of bank 0 (top).																	
TR	I/O clock is driven by any one of the four BUFIO2s located in the right side of bank 0 (top).																	
RT	I/O clock is driven by any one of the four BUFIO2s located in the top side of bank 1 (right).																	
RB	I/O clock is driven by any one of the four BUFIO2s located in the bottom side of bank 1 (right).																	
BL	I/O clock is driven by any one of the four BUFIO2s located in the left side of bank 2 (bottom).																	
BR	I/O clock is driven by any one of the four BUFIO2s located in the right side of bank 2 (bottom).																	
			<b>XC6SLX45</b>	<b>XC6SLX100</b>	<b>XC6SLX150</b>													
<b>Total available FPGA-IO</b>			Single- Ended	169	179	191												
			Differential	84	89	95												
<b>Total shared FPGA-IO</b>			Single- Ended	157														
			Differential	78														
<b>Revision history</b>																		
26.08.13	Preliminary release																	
13.11.13	v1.1	Updates due to hardware changes in revision 1.1: * J1,odd: Pins 1, 3, 5, 7, 9, 11, 13, 15 * J1,even: Pins 12, 14, 16, 18, 20, 22, 24 * J2, odd: Pins 19, 23, 61, 63 * J2, even: Pins 22, 24																
07.01.14	v1.2	Completed BUFIO2 region information																
14.01.14	v1.3	Corrected pin-out: * J1,Pin5: J1,Pin7 * J2,Pin37; J2,Pin39																